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Abstract. In this article, an on-chip self-calibrated 8-
bit R-2R digital-to-analog converter (DAC) based on digi-
tally compensated input offset of the operational amplifier
(OPAMP) is presented. To improve the overall DAC perfor-
mance, a digital offset cancellation method was used to com-
pensate deviations in the input offset voltage of the OPAMP
caused by process variations. The whole DAC as well as
offset compensation circuitry were designed in a standard
90 nm CMOS process. The achieved results show that after
the self-calibration process, the improvement of 48% in the
value of DAC offset error is achieved.
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1. Introduction
Design of analog and mixed-signal integrated circuits
(ICs) in nanotechnologies becomes quite difficult due to
presence of imperfections in the manufacture process. Un-
fortunately, ICs designed in advanced nanoscale technolo-
gies exhibit a high sensitivity to significant process param-
eter variations. Therefore, in these technologies, it is rather
difficult to design high performance integrated circuits using
standard design techniques and approaches [1], [2].
Analog-to-digital converters (ADC) and their digital-
to-analog counterparts are probably the most commonly
used mixed-signal circuits. Usually, these circuits represent
only subcircuits of complex integrated systems, containing
both digital and analog signal domains. However, undesired
deviations in the value of devices and parameters of circuits
used in the converters (ADC and DAC) might seriously in-
fluence their static parameters. In some PVT (power, volt-
age, temperature) corners, even the overall functionality of
a DAC might be disrupted. Additionally, standard calibra-
tion methods usually require usage of Automatic Test Equip-
ment (ATE) that can be rather expensive. Therefore, devel-
opment of new alternative calibration/trimming approaches,
which help to improve parameters of a designed integrated
system (a DAC in our case), is a rather important task and
challenging issue.
The important DC parameter of operational amplifiers
(which are commonly used in binary-weighted R-2R ladder
DACs) is the input offset voltage, and its deviation may be
greater than ±20 mV in a standard CMOS nanometer tech-
nology. The input offset voltage of the OPAMP presented
in [3] exhibits a value in the range from -50 mV to +50 mV
that is not acceptable for high-performance DACs. To solve
this problem and to make the design robust and resistant to
the process variations, a programmable biasing network was
introduced and used in [4]. The other solution is a digital
calibration of the OPAMP essential parameters [5]. In [6],
an adaptive self calibration test was used in order to improve
the linearity of a DAC.
In this paper, a digital offset trimming method has been
used to compensate the input offset voltage of an OPAMP
in order to improve the overall static parameters of an 8-
bit binary-weighted R-2R ladder DAC designed in stan-
dard 90 nm CMOS technology. Another method for addi-
tional correction of the input offset voltage was presented in
[7], where the offset mean value was reduced. Using this
method, the mean value of the input voltage offset is kept
near zero volts, which is a typical result of analog offset com-
pensation methods.
2. Preliminary Work
Calibration techniques are frequently used to compen-
sate the undesired deviation in the value of circuit’s parame-
ters. Currently, many techniques such as special layout tech-
niques, dynamic element matching, error correction as well
as analog or digital calibrations have been used to improve
the accuracy of the data converters. However, each of them
has certain limitations. Dedicated layout techniques are easy
to implement because they do not require additional circuitry
but they increase the area overhead and interconnection com-
plexity, and might influence dynamic linearity of the con-
verter. Dynamic element matching techniques are usually
used in low-bit DACs because the complexity of the encod-
932 D. ARBET, G. NAGY, V. STOPJAKOVA´, M. KOVA´Cˇ, DIGITAL OFFSET CALIBRATION OF OPAMP TOWARDS IMPROVING . . .
ing circuits becomes significant for higher number of bits
[8]. Self-trimming error correction techniques presented in
[9], [10] require several additional circuits (ADC, digital cor-
rection circuit, memory storage, etc.), and, therefore, are
not the suitable solution in terms of the chip area. Digital
calibration techniques for improving the accuracy of ADCs
and DACs are presented in [11]. In [12], digital calibration
techniques for sigma-delta (Σ-∆) data converters were intro-
duced.
Calibration techniques for the input offset voltage of an
OPAMP, which is a basic building block of the DAC, are pre-
sented in [13]. Chopper stabilization technique used in [14],
[15] is based on the transposition of the signal to a higher
frequency, where the effect of the input voltage offset is neg-
ligible. After the transposition to higher frequencies, the
signal is amplified and demodulated back to the baseband.
Basic principle of so-called auto-zero technique is to sam-
ple the undesired effect and then to subtract it during the
second phase, when the input signal is processed by an im-
perfect amplifier [15]. A similar method is also correlated
double sampling (CDS) used in [16]. However, both the au-
tozero and CDS techniques are nor suitable for applications
where a continuous-time output is required because during
the sampling process the system must be disconnected from
the signal path. This disadvantage can be eliminated by ping-
pong technique [17], [18], which is used in [18] to calibrate
a rail-to-rail amplifier. The amplifier is duplicated and one
of them is calibrated while the other is amplifying the input
signal. After calibration the role of both amplifiers is ex-
changed. An improved ping-pong technique that reduces the
undesired glitches during the transition from one amplifier
to another is presented in [19]. However, digital techniques
represent the best alternative for calibration of different ana-
log and mixed-signal systems, because of their versatility.
Therefore, these techniques are usually used for calibration
of the input offset voltage of the OPAMP.
Digital offset trimming techniques usually use the
binary-weighted current network, described in [5], [20],
[21]. The output current of such a converting network is used
to compensate the undesired influence (e.g. offset voltage) of
process parameter variations. Methods based on digital trim-
ming principles have compensation limitations determined
by the converting network resolution [7]. Therefore, also the
value of the OPAMP input offset voltage achieved using the
compensation is a function of the converting network reso-
lution and the offset level to be compensated. The resolution
can be expressed as follows:
Resolution =
Full Scale
1.LSB
≤ Vo f f uncomp
Vo f f comp
(1)
where Vo f f uncomp and Vo f f comp is the input offset voltage
of the OPAMP before and affter the calibration process, re-
spectivelly.
Depending on the used converting network, the differ-
ent network resolution can be achieved, since it is given by
the number of bits and weight type of the converting net-
work. Using the redundance R, the resolution can be ex-
pressed by (2).
Resolution =
b1 +∑ni=1 bi
b1
=
Rn
R−1 . (2)
Redundancy parameter R of the binary weighted M-2M
converting network is R = 2. In the case of a 6-bit con-
verter, it corresponds to resolution of 64 steps. This is, at
the same time, the maximum resolution for a 6-bit converter.
Linearity and sensitivity, influenced mainly by components
mismatch, are the most critical characteristics of the binary
weighted converting network. Therefore, redundant convert-
ing networks described in detail in [5], [20], [21] are often
used. Redundancies R = 1.77 and R = 1.86 are achieved
for the converting networks of M-3M and M-2.5M types, re-
spectively. Resolution of M-2.5M converting network type
is 48 steps.
For the digital trimming, one thing is always common
independently of the used converting network type. Maxi-
mum to minimum offset voltage ratio is always given by the
network resolution, and the offset mean value is near half of
that ratio. The mean value of the offset voltage is obviously
different from zero volts. Therefore, a correction circuit was
developed and used to reduce this feature [7]. After its in-
tervention, the mean offset value can be kept close to zero
volts. Similar result can be achieved using analog compen-
sation methods [7].
3. Self-Calibrated DAC
Basic block diagram of the proposed self-calibrated
DAC, designed in 90 nm CMOS technology, is shown in
Fig. 1. The whole system consists of the converter itself
(yellow parts) and on-chip additional hardware necessary for
the self-calibration process (blue blocks), including control
logic and the trimming block. Compensation of the OPAMP
input offset voltage as well as additional circuitry needed for
this purpose are described in more details in the next Section.
Fig. 1. Block diagram of the self-calibrated R-2R DAC.
3.1 OPAMP Offset Compensation
The circuit diagram of the OPAMP (representing the
basic building block of the DAC) is shown in Fig. 2. In-
put stage together with the folded cascode represent the first
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Fig. 2. Schematic diagram of the OPAMP used in DAC.
stage, while the push-pull inverter forms the output stage of
the OPAMP. Rail-to-rail input and output stages allow the
OPAMP to operate within the input and output voltages near
to the voltage supply rails. Folded cascode stage was used
to achieve high gain. To stabilize the operational point of
the folded cascode and the push-pull inverter as well as to
achieve a high gain of the output stage, the Common-Mode
Feedback (CMFB) network was used. Detailed description
of individual parts of the OPAMP can be found in [22].
Since device mismatch may influence the operational
point of all transistors forming the OPAMP, it has to be taken
into account that the input offset voltage represents a criti-
cal parameter of the OPAMP and thus, also the whole DAC.
To improve this parameter, the digital compensation of the
OPAMP’s input offset was employed.
The offset compensation process is based on generation
of compensation currents that are pumped into the respective
branch of the folded cascode structure of the OPAMP. Such
compensation currents can be generated by a converting net-
work. Two different topologies for digital offset trimming
based on the converting network, one using successive ap-
proximation register (SAR) and the other employing a sim-
ple counter have been used in [7]. Results presented in [7]
indicate that M-2M converting network (depicted in Fig. 3)
is more appropriate to digital trimming. However, the main
drawback of the M-2M structure is the imbalance in the cur-
rent division [5]. Since the compensation currents (IFC1 and
IFC2) in the M-2M compensating network (Fig. 3) will never
be identical, an extra correction circuit (to be described later
in Section 3.3) was employed to make them equal.
3.2 DAC Circuit Diagram
The circuit diagram of the whole 8-bit self-calibrated
R-2R DAC with additional circuitry necessary for the
OPAMP input offset compensation (within the DAC design)
is shown in Fig. 4. Transmission gates or so-called T-gates
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Fig. 4. Circuit diagram of the self-calibrated 8-bit R-2R DAC.
(TG) are used to switch the OPAMP from functional mode
to trimming mode and to disconnect the OPAMP from the
R-2R resistor network (a part of the DAC). Another extra
hardware is the trimming block, which includes also control
logic that is realized using a serial counter and converting
network that generates the compensating current for the re-
spective side of the folded cascode stage. Control logic to-
gether with the counter generates control signals for T-gates
used in both the M-2M converting network and extra correc-
tion circuits. A voltage comparator is used to compare the
OPAMP output voltage to the reference voltage and to indi-
cate the completion of the trimming process [7]. In this case,
a simple invertor plays the role of the voltage comparator.
When the supply voltage (VDD) is turned on, control
logic generates control signals (trim and trim) for trimming
circuitry and starts the process of the digital compensation of
the OPAMP input offset voltage. During the calibration pro-
cess, the OPAMP is disconnected from the rest of the system.
When the OPAMP output voltage (Vdetect ) is equal to VDD/2,
control logic terminates the calibration process. As soon as
the calibration process is completed, control logic turns off
the trimming block and the DAC is ready for use.
3.3 Extra Correction Circuit
The whole philosophy of the proposed extra correction
circuit is based on the manual equalization of the compen-
sation currents that are then injected into the respective side
of the OPAMP’s folded cascode. In the situation that the
OPAMP offset voltage is zero, offset compensation current
equivalent to 1 LSB would be generated. Since according
to (3), the standard offset compensation currents in the two
branches of the compensating network will never be iden-
tical, as already mentioned above. Therefore, a correction
circuit was proposed and applied (4), to shift the mean offset
value close to zero (Fig. 5).
No correction:
Ile f t = 32.LSB, Iright = 31.LSB,
0
Offset Voltage
F
re
q
u
e
n
c
y Original compensation  With correction
100%
0%
Fig. 5. Principle of the offset mean value shift by a correction
circuit.
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Fig. 6. Correction circuit generating the correction current.
Ile f t 6= Iright. (3)
With correction:
Ile f t = 32.LSB, Iright = 31.LSB+ Icorrection,
Ile f t = Iright. (4)
With the extra correction circuit, standard trimming
procedure is used. Differential current, generated by the
converting network, is stepwise injected in the left and right
sides of the folded cascode, till the output voltage is dissim-
ilar to the reference voltage. Standard trimming procedure
is finished when the output voltage value is equal to the ref-
erence voltage. When the trimming process ends, 1 LSB
correction current Icorrection will be kept injecting in one side
the folded cascode. To provide this, it was necessary to em-
ploy one additional converting network (Fig. 6). Taking into
account the energy saving aspect, it was sufficient to use one
order lower converter with half the maximum compensation
current.
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Not Counter SAR
trimmed No correction No correction
circuit correction circuit correction circuit
sd [µV] 5517 343.15 343.55 333.97 331.07
mu [µV] 2 688.95 78.82 480.92 -113.16
Min [mV] -17.357 0.055 -0.695 -0.012 -0.668
Max [mv] 18.216 1.547 0.945 1.396 0.754
Improvement — 95.81% 95.84% 96.04% 96%
Tab. 1. Comparison of the OPAMP digital offset trimming based on the M-2M converting network using SAR and a simple counter.
The binary weighted M-2M converting network is very
suitable for the presented correction approach since in this
type of networks, the compensation current values for two
succeeding states are approximately identical. On the other
hand, redundant converting networks exhibit a difference be-
tween two succeeding states, and therefore, such topologies
are not optimal for the offset compensation according to
Fig. 5.
Generally, control signals that switch T-gates used in
the M-2M converting network can be generated by a binary
counter or by the successive approximation register (SAR).
Comparison of results achieved for the OPAMP digital off-
set trimming based on the M-2M converting network using
SAR and a simple counter is summarized in Tab. 1, and it
was presented in [7]. It can be observed that the applica-
tion of the correction circuit has no negative effect on the
standard deviation of the offset voltage. On the other hand,
the offset mean value is near the value of untrimmed circuit.
The combination of M-2M type converting network and the
control logic realized with SAR can achieve the best results,
however, the version with control logic realized by a counter
provides the lowest mean value of the offset.
4. Achieved Results
The proposed self-calibrated DAC was simulated and
evaluated in CADENCE design environment for the power
supply voltage of 2.5 V and temperature of 25◦C, while per-
forming 200 runs of Monte Carlo (MC) analysis. The value
of main static parameters such as integral nonlinearity (INL),
differential nonlinearity (DNL), offset error (OE), gain error
(GE) and full scale error (FSE) of the designed DAC have
been analyzed before and after applying trimming process.
The obtained results are presented in this section.
Fig. 7 shows the deviation of INL parameter as a func-
tion of the DAC input data code. One can observe that in the
worst case, deviation of INL (caused by process fluctuation)
before the trimming process is in the range from -2.292 LSB
to 2.286 LSB. After running the trimming, the deviation of
INL is kept within the range from -1.298 LSB to 1.341 LSB,
which represents about 42% improvement in comparison to
the original circuit parameter. In the best case, six times bet-
ter value of the INL parameter can be achieved that is an
excellent result with respect to significant fluctuation of the
process parameters expected in 90 nm technology.
Dependence of DNL parameter on the DAC input data
code is shown in Fig. 8. The best improvement was achieved
for low values of the input data code. The obtained results
also show that with the OPAMP offset trimming process, the
improvement of only 18% is achieved for DNL. This is due
to the fact that the DNL parameter does not directly depend
on the input offset voltage of the OPAMP.
Fig. 9 shows the OE parameter of the DAC before and
after calibration process obtained by MC analysis. With
no calibration process being applied, the OE deviation was
in the range from -1.67 LSB to 2.29 LSB. After the cali-
bration, the OE value falls into the range from -1.02 LSB
to 1.04 LSB, which represents improvement of 48% of the
Fig. 7. Deviation of INL versus the DAC input data code.
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Fig. 8. Deviation of DNL versus the DAC input data code.
DAC offset error. We would like to note that for the offset
error, the best improvement can be reached since this param-
eter of the proposed DAC directly depends on the OPAMP’s
input offset voltage.
Fig. 9. Deviation of the offset error.
Similarly, the improvement of 38% and 31% can be
achieved for GE and FSE, respectively. Deviation of gain
error before and after calibration process obtained by MC
analysis is depicted in Fig. 10. Before calibration, the de-
viation of GE was in the range from -5.48 LSB to 1.5 LSB,
while the calibration process brings improvement of 38% of
the DAC gain error. Similarly, the improvement of 31% can
be achieved for FSE after calibration process. Deviation of
FSE obtained by MC analysis is shown in Fig. 11.
Gain error [LSB]
Fig. 10. Deviation of the gain error.
Fig. 11. Deviation of the full scale error.
The main static parameters of the designed DAC are
summarized in Tab. 2, which also presents the worst case im-
provement of these parameters achieved by performing on-
chip self-calibration of the converter. The best improvement
of 48% was obtained for the offset error. Good results were
also obtained for INL (42.4%), gain error (38.1%) and full
scale error (31.1%) parameters. The less improved parame-
ter is the differential nonlinearity (DNL), where the improve-
ment of 18.6% was achieved.
Before After Improvement
Parameter
trimming trimming (worst case)
INL [LSB] -2.29 ÷ 2.29 -1.30 ÷ 1.34 42.4%
DNL [LSB] -0.81 ÷ 0.67 -0.56 ÷ 0.64 18.6%
OE [LSB] -1.67 ÷ 2.29 -1.02 ÷ 1.04 48.0%
GE [LSB] -5.48 ÷ 1.50 -3.26 ÷ 1.55 38.1%
FSE [LSB] -2.08 ÷ 1.60 -1.18 ÷ 1.10 31.1%
Tab. 2. Main static parameters of the DAC.
5. Discussion and Conclusion
The comparison of the achieved results to other works
in terms of the INL parameter improvement is presented in
Tab. 3. Nevertheless, this comparison might not be quite rel-
evant because approaches presented in the other publications
are based on calibration of the whole DAC, while this work
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utilizes the OPAMP offset voltage trimming only. As one
can observe, only by 7.6% lower improvement of the INL
parameter was achieved with respect to [23]. On the other
hand, in [24], up to 30% higher improvement was reported.
However, it is important to note that a DAC published in [24]
has a higher resolution (12-bit) and has been calibrated com-
pletely as a whole system.
Before After
trimming trimming
Improvement
This work -2.29 ÷ 2.29 -1.30 ÷ 1.34 42.4%
[23] 8-bit -0.4 ÷ 0.4 -0.2 ÷ 0.2 50.0%
[24] 12-bit -1.4 ÷ 1.5 -0.4 ÷ 0.4 74.4%
Tab. 3. Comparison of INL parameter to other works.
Tab. 4 presents the comparison of the proposed DAC to
other published works in terms of area overhead. Although
DACs presented in [9], [24], [25] have a higher resolution,
additional calibration hardware brings a larger area over-
head, while in our case, the area overhead is only 8%. More-
over, the proposed DAC was designed in 90 nm CMOS tech-
nology were the chip area is rather expensive, and therefore,
the area overhead of only 8% represents a significant result.
Parameter This work [9] [25] [24]
Technology 90 nm 0.13 µm 0.18 µm 0.25 µm
Area [mm2] 0.01 0.1∗ 1.00 1.14
Overhead 8% - 50% 25%
∗ only active area reported
Tab. 4. Comparison in terms of area overhead .
From the results presented in Tab. 3 and Tab. 4, it can
be observed that only the DAC published in [24] is compa-
rable to the DAC presented in this work. However, the DAC
presented in [24] has a higher resolution and was designed in
0.25 µm technology, where the process parameter fluctuation
is significantly smaller than in 90 nm technology. Therefore,
the proposed approach based on calibration of the OPAMP
input offset voltage represent a proper solution for calibra-
tion of DAC in nanoscale technologies.
The main advantages of the proposed self-calibrated
DAC design include mainly easy implementation and pos-
sible fully on-chip realization of the self-calibration. Since
the calibration process runs automatically with each turn-on
of the DAC, deviation in the value of the OPAMPs input off-
set voltage caused by aging effects might be compensated
as well. The proposed self-calibration offers the improve-
ment of all static parameters of the DAC up to at least 30%,
except for the DNL parameter. Drawback of the proposed
approach is that dynamic parameters of the DAC are not im-
proved since they do not directly depend on the input offset
voltage of the OPAMP. Therefore, it is important to under-
line that the achieved results can be improved further if cali-
bration of the R-2R ladder resistor network is carried out as
well.
To summarize the performed work and achieved re-
sults, it can be stated that the on-chip digital offset compen-
sation of the OPAMP has been used to improve the static pa-
rameters of the 8-bit binary weighted R-2R ladder DAC de-
signed in a standard 90 nm CMOS technology. For this pur-
pose, additional hardware including control logic has been
inserted into the DAC, with no extra pins needed. Add-on
hardware requires the area of 330 µm2, which represents the
overhead of 8% (with respect to the whole DAC). Neverthe-
less, if the DAC is used in a complex mixed-signal system
this area overhead will become negligible.
The future work will be focused on the minimization of
the area requirements for additional hardware as well as on
the investigation of the undesired influence of the additional
hardware on the DAC parameters in its functional mode.
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